	Type	Hits	Search Text	DBs	Time Stamp
1	BRS	0	packet and hypercube and classifier	USPAT; USOCR; EPO; JPO; Derwent	2000/09/29 19:36
2	BRS	233	packet and hypercube	USPAT; USOCR; EPO; JPO; Derwent	2000/09/29 19:36
m	BRS	δ	packet and hypercube and breakpoint	USPAT; USOCR; EPO; JPO; Derwent	2000/09/29 19:32

	Comments	Error Definition	Errors
1			0
2			0
м		The search/retri eval could not be aborted because it is not currently pending. The aborted aborted because it is not currently pending. The aborted because it is not currently pending. The search/retri eval could not be aborted aborted is not currently pending. The search/retri currently is not currently is not could not be aborted because it is not currently	<b>R</b>
		penarng.	

Ω	н	Ω	Document	ID.	Issue Date	Pages	Title	Current OR
							Parallel computer interconnection path selection - comparing next	
×		ns	5339396	K.	19940816	22	first selected processing element with correspondin	
]	]						g next priority coordinate of second coordinate set, and sequentially	
 	•						transferring data packet to next coordinate transforming crossbar	
	***************************************						switch Interconnected node hypercube network for parallel data processing	
×		ns	5367636	Æ	19941122		system - has message decoder and routing logic, with identification	
	***************************************			•••••••••••••••••	*		numbers of two processors connected to each other through port number	
							n, and varying only in	
⊠		US	4814980	A.	19890321		Ath bit Concurrent hypercube system with improved message passing	

		Ç	·
5			
7			
3			
2			
Ъ		. 🗆	
C			
S			
Inventor	N		PETERSON, JOHN C , TUAZON, JESUS O , et al.
Retrieval Classif			
Current XRef			
	1	2	3

	D	н	Document	e e	Issue Date	Pages	Title	Current OR
7'	⊠		US 5367636	Æ	19941122		Hypercube processor network in which the processor indentification numbers of two processors connected to each other through port number n, vary	·
5	⊠		US 4729095	Ą	19880301		Broad848¥ IHstFffctfbn <sup>o</sup> for use in a high performance computer system	712/203
9	Ø		US 4805173	Ą	19890214		Error control method and apparatus	714/765
7	⊠		US 4811210	A	19890307		A plurality of optical crossbar switches and exchange switches for parallel processor computer	710/132
80	⊠		US 4814980	Ą	19890321		Concurrent hypercube system 709/216 with improved message passing	709/216
6	Ø		US 4814973	A	19890321		Parallel processor	712/16
10	×		US 4870568	Ą	19890926		Method for searching a database system including parallel processors	5/L0L
11	⊠		US 4933936	æ	19900612		Distributed computing system with dual independent communications paths between computers and employing split tokens	370/406
12	⊠		US 4933933	A	19900612			370/406

	Current XRef	Retrieval Classif	Inventor	S	υ	а	2	m	4	5
<del></del>		·	COLLEY, STEPHEN R , KENOYER, STANLEY P , et al.							
10			ste							
٠,	714/772		<pre>Hillis, W. Daniel , et al.</pre>							
4	385/17 ; 708/816		McAulay, Alastair D.							. 🗆
· ·	709/234 ; 709/250 ; 712/12		Peterson, John C. , et al.							. 🗆
6			Hillis, W. Daniel							
01	707/533		Kahle, Brewster , et al.							
11	340/825.5 ; 370/432		Rasmussen, Robert D. , et al.							
12			Dally, William J. , et al.							
										l

	Ð	7	Document	ment ID	Issue Date	Pages	Title	Current OR
13	×		US 495	4953930 A	19900904		CPU socket supporting socket-to-socket optical communications	359/118
14	⊠		US 498	4984235 A	19910108		Method and apparatus for routing message packets and recording the	370/392
15	Ø		US 500	5008882 A	19910416		Method and apparatus for eliminating unsuccessful tries in a search tree	370/406
							Method and apparatus for transferring vector data between parallel	
16	×		us 501	5010477 A	19910423		processing system with registers & logic for inter-processor data	712/4
							communication independents of processing	
17	☒		US 505	5050096 A	19910917		Pathatatromputing neural network	706/19
18			US 505	5050069 A	19910917		Method and apparatus for simulating m-dimension connection networks in	703/13
							and n-dimension network where m is less than n	
19	⊠		US 508	5083265 A	19920121		Bulk-synchronous parallel computer	712/21

	Current XRef	Retrieval Classif	Inventor	S	υ	Ъ	2	3	4	5
13	359/154 ; 385/147		Ramsey, Bernard , et al.							
14			Hillis, W. Daniel , et al.	. 🗆						
15	370/408		Peterson, John C. , et al.							
16			Omoda, Koichiro , et al.				· 🗆 .			
17	706/29		Seidman, Abraham N.							
18			Hillis, W. Daniel , et al.							
19			Valiant, Leslie G.							

	Ð	н	Document	t ID	Issue Date	Pages	Title	Current OR
20	⊠		US 5099235	5 A	19920324		Method for transferring data through a network of intelligent control	340/826
							stations using decentralized control techniques	
21.	⊠		US 5105424	4 A	19920414		Inter-computer message routing system with each computer having separate	709/243
							routinng automata for each dimension of the network	
22	. 🛛		US 5111198	8 A	19920505		Method of routing a plurality of messages in a multi-node computer	340/825.52
			***************************************				i	***************************************
23	Ø.		US 5113523	3 A	19920512		High performance computer system	712/12
24	☒		US 5117420	0 A	19920526		Method and apparatus for routing message packets	370/400
25	⋈		US 5129077	7 A	19920707		System for partitioning a massively parallel computer	712/13
26	×		US 5148547	7 A	19920915		Method and apparatus for interfacing bit-serial parallel processors to a coprocessor	712/22
27	×		US 5161156	6 A	19921103		Multiprocessing packet switching connection system having provision for	714/4
	***************************************						error correction and recovery	
28	☒		US 5163131	1 A	19921110		Parallel I/O network file server architecture	709/202

## Page 7 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

			_		T	i	<u> </u>		_
ഹ	<u> </u>	<u> </u>							
4									
m									
7							. 🗆		
<u></u>									
υ									
တ								· 🗆	
Inventor	Crookshanks, Rex J.	Flaig, Charles M. , et al.	Kuszmaul, Bradley C.	Colley, Stephen R.	Hillis, W. Daniel, et al.	Hillis, W. Daniel	Kahle, Brewster A. , et al.	Baum, Richard I. , et al.	Row, Edward J. , et al.
Retrieval Classif									
Current XRef	340/825.02 ; 340/827 ; 455/13.1 ; 709/243 ; 709/245		370/393 ; 370/410	***************************************				370/218 ; 370/422 ; 714/776	709/219
	. 50	21	22	23	24	25	26	27	28

**ţ**.):

	D	1	Document ID	Issue Date	Pages	Title	Current OR
29	⊠		US 5166674 A	19921124	Multiprocessing packe switching connection having provision for	ocessing packet ng connection system provision for	340/825.07
					ы	correction and	
30	×		US 5170482 A	19921208	Improved hy for multipr systems	coved hypercube topology multiprocessor computer cems	712/12
31	☒		US 5170393 A	19921208	Adaptive rol in parallel processor	routing of messages el and distributed	370/255
			***************************************		Systems	18	***************************************
32	Ø		US 5175865 A	19921229	Partitioning of a massive single array	titioning the processors a massively parallel gle array	712/13
					processor sub-arrays sele controlled by b	processor into sub-arrays selectively controlled by host computers	
33	×		US 5187801 A	19930216	Massively-parallel system for generati in a binomial	Massively-parallel computer system for generating paths in a binomial	712/22
					lattice	ď	
34	Ø		US 5191578 A	19930302	Packet parallel interconnection	illel tion network	370/418
35	Ø		US 5195170 A	19930316	Neural-network dedi processor for solvi assignment problems	Neural-network dedicated processor for solving assignment problems	706/19
36	⊠		US 5212773 A	19930518	Wormhole co arrangement parallel pr	Wormhole communications arrangement for massively parallel processor	709/243

5)

	Current XRef	Retrieval Classif	Inventor	S	Ŋ	đ	2	3	4	5
2 9	712/13		Baum, Richard I. , et al.							
30			Shu, Renben , et al.							
31	370/400		Peterson, John C. , et al.							
32	710/129; 712/22		Hillis, W. Daniel							
33			Zenios, Stavros A. , et al.						. 🗆	
34	340/825.5 ; 370/369		Lee, Kuo-Chu							
35	_ വസ ത		Eberhardt, Silvio P.							
36	712/15 ; 712/23		Hillis, W. Daniel							
		٠								

	n	1	Document ID	Issue Date	Pages	Title	Current OR
		. 🔲	US 5224100 A	19930629		Routing technique for a hierarchical interprocessor-communication	370/408
						network between massively-parallel processors	
	☒		US 5247694 A	19930921		System and method for generating communications arrangements for routing	712/13
						data in a massively parallel processing system	
			US 5247613 A	19930921		Massively parallel processor including transpose arrangement for	709/246
						serially transmitting bits of data words stored in parallel	
	⊠		US 5251131 A	19931005	-	Classification of data records by comparison of records to a training	704/9
						aarabase using probability weights	
		[	( ( L ( (	(		Method for selecting data communications paths for routing messages	
-	<b>X</b>		US 5255368 A	ο 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		between processors in a parallel processing computer system organized	709/243
4						as a hypercube	

Page 11 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Current XRef	Retrieval Classif	Inventor	S	ပ	Ъ	2	Э	4	വ
37	340/825.02		Lee, Sue-Kyoung , et al.							
38	712/16		Dahl, E. Denning							
39	709/238		Bromley, H. Mark							
40			Masand, Brij M. , et al.			. 🗆				
41	712/12		Barry, Timothy G.							

**3**),

		712/15	***************************************	717/5		714/10	717/6	********	370/389		
processing architectures	Parallel computer system including arrangement for transferring messages	from a source processor to selected ones of a plurality of destination	processors and combining	responses System and method for compiling a fine-grained array based source	program onto a	Parallel microprocessor architecture	System and method for compiling a source code supporting data parallel	variables	Scalable processor to processor and processor-to-I/O interconnection	network and method for barallel processing arrays	
			*****************************								
		19931123		19931228		19940104	19940111		19940118		
		US 5265207 A		US 5274818 A		US 5276893 A	US 5278986 A		US 5280474 A		
			۰.	☒		Ø					

46

47

45

1)

Current OR

Title

Pages

Issue Date

Document ID

-

Þ

714/4

Computer and communications systems employing universal direct spherics

19931026

US 5257266 A

 $\boxtimes$ 

42

	Current XRef	Retrieval Classif	Inventor	S	ນ	P	2	3	4	5
42			Maki, Stanley C.							
43	370/408 ; 709/243 ; 709/252 ; 712/22		Zak, Robert C. , et al.							
4 4	:		Vasilevsky, Alexander D. , et al.							
45	712/33		Savaria, Yvon							
46	712/23 ; 717/9		Jourdenais, Karen C. , et al.							
47	714/802		Nickolls, John R. , et al.							

	U	1	Document ID	Issue Date	Pages	Title	Current OR
48	×		US 5305446 A	19940419		Processing devices with improved addressing capabilities, systems and methods	712/34
49	⊠		US 5317735 A	19940531	3. O M 37 W	System for parallel computation with three phase processing in processor tiers in which new instructions trigger execution and forwarding	712/203
50	×		US 5321813 A	19940614	<u> </u>	Reconfigurable, fault tolerant, multistage interconnect network and	714/798
51	×		US 5333268 A	19940726	<b></b> 1	Parallel computer system	709/244
52	Ø		US 5337395 A	19940809	, , , ,	SPIN: a sequential pipeline neurocomputer	706/42
53	☒		US 5339396 A	19940816		Interconnection network and crossbar switch for the same	710/132
54	⊠		US 5347654 A	19940913		System and method for optimizing and generating computer-based code in a parallel processing environment	117/9
55	×		US 5347450 A	19940913	7 L 8	Message routing in a multiprocessor computer system	709/243

	Current XRef	Retrieval Classif	Inventor	മ	υ	д	2	е	4	2
48			Leach, Jerald G. , et al.							
4 6			Schomberg, Hermann							
50	370/244 ; 370/388 ; 370/390 ; 370/422 ; 370/447		McMillen, Robert J. , et al.							
51	370/408		Douglas, David C. , et al.							
52			Vassiliadis, Stamatis , et al.							
53	709/243 ; 712/11		Muramatsu, Akira , et al.							
5.4			Sabot, Gary W. , et al.							
55	370/440 ; 709/227		Nugent, Steven F.							

	D	1	Document ID	Issue Date	Pages Title	Current OR
50	⊠		US 5353412 A	19941004	Partition control circuit separately controlling message sending of nodes of tree-shaped routing network to divide network into a	for 709/243 the
57	⊠		US 5355453 A	19941011	Paral Pumpfyofe Pathiting Server architecture	709/219
58	Ø		US 5355494 A	19941011	Compiler for performing incremental live variable analysis for data-parallel programs	717/6
5.9			US 5355492 A	19941011	System for compiling parallel communications instructions including their embedded data transfer information	llel ns 717/7
09	⊠		US 5361363 A	19941101	Input/output system for parallel computer for performing parallel file transfers between selected number of input/output devices and another selected number of	712/22
61	⊠		US 5361334 A	19941101	Bata Sitas Budes and communication	709/243

340/825.02		Current XRef	Retrieval Classif	Inventor	တ	၁	д	2	3	4	വ
709/212		340/825.02 ; 370/408 ; 709/252		David							
717/7 ; 717/9 ; 717/9 ; 712/22 ; 717/9 Frankel, James L. ; 717/9 , et al. Wells, David , et al.	57	709/212		Edward al.							
712/22 ; 717/9 ; 717/9 712/16 Wells, David , et al.		<u>ი</u>		Steven							
712/16 Wells, David		712/22 ; 717/9		James							
709/234		712/16		7							
; 709/314   Cawley, Robin	61	709/234 ; 709/314		Cawley, Robin A.							

	n	1	Document ID	Issue Date	Pages	Title	Current OR
			US 5367692 A	19941122	n in ar in a	Parallel computer system including efficient arrangement for performing communications among processing node to effect an array transposition	712/22
63			US 5367642 A	19941122	System System in that that local nodes	System of express channels in an interconnection network that  automatically bypasses local channel addressable nodes	709/253
64			US 5367636 A	19941122	in in pr. ori	Hypercube processor network in which the processor indentification numbers of two processors connected to each other through port number n, vary only in the nth	709/245
65	×		US 5377182 A	19941227	Non Per Con	Non-blocking crossbar permutation engine with constant routing latency	370/219

Current XRef	Retrieval Classif	Inventor	တ	ນ	Дı	. 0	Э	4	2
		Edelman, Alan S.			. 🗆				
		Dally, William J.							
		Colley, Stephen R. , et al.							
340/825.8 ; 340/827 ; 370/355 ; 370/388 ; 370/400 ; 379/221 ; 379/335		Monacos, Steve P.							

	ū	1	Document ID	Issue Date	Pages	Title	Current OR
					Parallel of clust elements	Parallel processor with array of clustered processing elements having	
99			US 5379440 A	19950103	output to a n	inputs seperate from outputs and outputs limited to a maximum of two	712/12
67	×		US 5381550 A	19950110	System and compiling supporting	System and method for compiling a source code supporting data parallel	717/6
					Parallel including distribut	Parallel computer system including request distribution network for	`
8 9	×		US 5388214 A	19950207	reque	distributing processing requests to selected sets of processors in	712/15
69	⊠		US 5390336 A	19950214	C' pai havino distri	parallel C' parallel computer system having processing nodes with distributed	712/22
					memoladdresses	memory with memory addresses defining unitary system address space	
70	⊠		US 5390304 A	19950214	Method and processing in a data	apparatus for block instructions	712/241
						processor	

			. 🔲 .		П
· ·			П		
,					
1					
`	Ц	Ц	Ц	Ц	L
מ					
Inventor	Kelly, Thomas , et al.	Jourdenais, Karen C. , et al.	Leiserson, Charles E. , et al.	Hillis, W. Daniel	Leach, Jerald G. , et al.
Classif	·				
Current XRef			712/18		710/22 ; 712/36
	66	67	89	69	70

	Ω	П	Doct	Document ID	Issue Date	Pages	Title	Current OR
11	×		US 536	5390298 A	19950214		Parallel computer system including arrangement for quickly draining messages from message router	712/22
72	⋈		US 539	5398317 A	19950314		Synchronous message routing using a retransmitted clock signal in a multiprocessor computer system	709/248
73	⊠		US 54(	5404562 A	19950404		Massively parallel processor including queue-based message delivery	712/18
74	×		US 54(	5404550 A	19950404		Method and apparatus for executing tasks by following a linked list of memory packets	712/14
75	×		US 54(	5404296 A	19950404		Massively parallel computer arrangement for analyzing seismic data pursuant to pre-stack depth migration methodology	702/14
92			US 541	5410652 A	19950425		Data communication control by arbitrating for a data transfer control token with facilities for halting a data transfer by maintaining	370/450
1							possession of the token	

Page 23 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Current XRef	Retrieval Classif	Inventor	ß	ပ	а	. 7	ю	4	ۍ .
7.1	370/408 ; 370/409 ; 712/13		Kuszmaul, Bradley C. , et al.							
72	340/825.03 ; 710/131		Nugent, Steven F.							
73	709/238		Heller, Steven K. , et al.							
74			Horst, Robert W.							
75	367/72		Moorhead, William D.							
9 /	370/455 ; 370/457 ; 370/462 ; 710/240		Leach, Jerald G. , et al.							

3)

	Ū	1	ב	Document ID	Issue Date	Pages	Title	Current OR
77	×	· 🗆	SU	5434972 A	19950718		Network for determining route through nodes by directing searching path signal arriving at one port of node to another port receiving free path	709/238
78	×		ns	5444701 A	19950822		D0 (U	370/406
79	×		US	5446572 A	19950829		Optical interconnects for high speed backplanes using spectral slicing	359/133
80			US	5452468 A	19950919		Computer system with parallel processing for information organization	345/419 ;
81			SU	5471623 A	19951128		Lambda network having 2.sup.m-1 nodes in each of m stages with each node coupled to four other nodes for bidirectional routing of data packets	709/243
82	⊠		US	5475857 A	19951212		Express channels for diminishing latency and increasing throughput in an interconnection network	712/11
83	⊠		US	5485627 A	19960116		Partitionable massively parallel processing system	712/13

ů

	Current XRef	Retrieval Classif	Inventor	S	ပ	Ъ	3	4	5
7.7	370/256 ; 370/408 ; 707/10		Hamlin, Derrick J.		. 🗆				
78			Cypher, Robert E. , et al.						
79	359/124 ; 359/127 ; 359/130		Husbands, Charles R. , et al.						
80		-	Peterson, Richard E.	· 🗆					
81	370/412 ; 709/235 ; 709/245 ;		Napolitano, Jr., Leonard M.	🗆 .					
82	710/100 ; 710/101 ; 710/126		Dally, William J.						
83	710/131		Hillis, W. Daniel						

	Ū	н	Document ID	Issue Date	Pages	Title	Current OR
·	×		US 5511163 A	19960423		Network adaptor connected to a computer for virus signature recognition	714/28
i						in all files on a network	
	☒		US 5515535 A	19960507		System and method for parallel variable optimization	717/6
	×		US 5517662 A	19960514		Multiprocessor system with distributed memory	709/201
	☒		US 5517619 A	19960514		Interconnection network and crossbar switch for the same	709/243
			( ( ( ( )			Computer resource distributing method and system for distributing a	
	$\boxtimes$		US 5522070 A	19960528		multiplicity of processes to a plurality of computers connected in a	709/104
	Ø		US 5524212 A	19960604		MultipF68858or system with write generate method for updating cache	711/121
	×		US 5530809 A	19960625		Router for parallel computer including arrangement for redirecting	709/250
	<b>X</b>		US 5535373 A	19960709		Protocol-to-protocol translator for interfacing disparate serial network	703/25
						nodes to a common parallel switching network	

:1

Page 27 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Current XRef	Retrieval Classif	Inventor	. x	ပ	P	2	3	4	5
84	714/39		Lerche, Michael , et al.							
85	717/7;		Frankel, James L. , et al.							
98	709/250 ; 710/132 ; 710/39 ; 712/30		Coleman, John J. , et al.							
87			Muramatsu, Akira , et al.							
88 8	709/226		Sumimoto, Shinji							. 🔲 .
68	711/141; 711/144		Somani, Arun K. , et al.							
06	709/238 ; 709/245		Douglas, David C. , et al.							
91	370/466 ; 703/26 ; 703/27		Olnowich, Howard T.							

	Ω	1	ДОС	Document ID	Issue Date	Pages	Title	Current OR
92	Ø		US 55	535348 A	19960709		Block instruction	712/241
93	×	· 🗖	0.8 5.5	5541914 A	19960730		Packet-switched self-routing multistage interconnection network having contention-free fanout, low-loss routing, and fanin buffering to	370/427
		,					efficiently realize	
94	⊠		US 55	5551039 A	19960827		arbitrarily low packet loss Compiling a source code vector instruction by generating a subgrid loop	717/6
							tor regrativery processing array elements by plural processing elements	
95	Ø		US 55	5553068 A	19960903		ATM cell broadcasting system	370/399
							System for selectively packing together datablocks and efficiently	
96	⊠		US 55	5561805 A	19961001		routing independent of network topology in a parallel computer system	709/238
			************				in accordance with a	
97	☒		US 55	5561801 A	19961001		SFSFEM <sup>e</sup> Snd <sup>u</sup> M2Fh1d9f8¥ <sup>stem</sup> multilevel promotion	717/6
98	☒		US 55	5574933 A	19961112		Task flow computer architecture	712/28
								housements

Page 30 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

÷	Current XRef	Retrieval Classif	Inventor	ß	υ	Q,	7	т	4	2
92			Leach, Jerald G. , et al.							
ლ თ	359/117;		Krishnamoorthy, Ashok V. , et al.					. 🗆		
. 64			Weinberg, Tobias M. , et al.							
95	370/390		Aso, Yasuhiro , et al.							
96	710/38		Bruck, Jehoshua , et al.		. 🗆					
26			Simons, Joshua E. , et al.							
98	710/30 ; 710/33 ; 710/52		Horst, Robert W.							

	U	1	Document ID	Issue Date	Pages	Title	Current OR
66	☒		US 5574849 A	19961112		Synchronized data transmission between elements 714/12 of a processing system	714/12
100	⊠		US 5588152 A	19961224		Advanced parallel processor including advanced support hardware	712/16
101	⊠		US 5590345 A	19961231		Advanced parallel array processor(APAP)	712/11
102	⊠		US 5590283 A	19961231		Parallel computer system with physically separate tree networks for data	712/29
103 7	⊠		US 5592610 A	19970107		Method and apparatus for enhancing the fault-tolerance 714/4 of a network	714/4
104	⊠		US 5594918 A	19970114		Parallel computer system providing multi-ported intelligent memory	712/15
105	⊠		US 5594914 A	19970114		Method and apparatus for accessing multiple memory devices	712/42
106	×		US 5594866 A	19970114		Message routing in a multi-processor computer system with alternate edge strobe regeneration	709/234
107	Ø		US 5598408 A	19970128		Scalable processor to processor and processor to I/O interconnection network and method for	370/351
	,			-		Mikhamikhamamikamikamikamika Makakaki Markaka Marina katamika da Marina minin	

	Current XRef	Retrieval Classif	Inventor	တ	ပ	ወ	7	е	4	- L
			Sonnier, David P., , et al.							
		·	Dapp, Michael C. , et al.							
712/1. ; 712,	14 2/15		Barker, Thomas N. , et al.							
709/ ; 70 ; 71	243 )9/252 .0/128	·	Hillis, W. Daniel , et al.							
14/	43		Chittor, Suresh S.							
12, 71 71	/13 12/20 14/12		Knowles, Billy J.							
			Coomes, Joseph A. , et al.							
370, ; 3° ; 3°	/517 75/211 75/214 09/243		Nugent, Steven F.							
370/; ; 370; ; 709; ; 711;	/380 70/388 39/238 10/132 12/11		Nickolls, John R. , et al.							
										l

	n	1	Ω	Document ID	Issue Date	Pages	Title	Current OR
108	×		US	5602839 A	19970211	5	Adaptive and dynamic message routing system for multinode wormhole networks	370/405
109	×		ns	5603044 A	19970211		Interconnection network for a multi-nodal data processing system which exhibits incremental scalability	710/102
110	☒		ns	5608448 A	19970304		Hybrid architecture for video on demand server	348/7
111	×		us	5611038 A	19970311		Audio/video transceiver provided with a device for reconfiguration of incompatibly received or transmitted video and audio information	345/302
112	⊠		US	5612953 A	19970318		Multi-media serial line switching adapter for parallel networks and heterogeneous and homologous computer systems	370/367
113	☒		ns	5612897 A	19970318		Symmetrically switched multimedia system	709/219
114	×		US	5617413 A	19970401		Scalable wrap-around shuffle exchange network with deflection routing	370/400
115	Ø		us	5617233 A	19970401		Transparent optical node structure	359/123
116	☒		us	5617577 A	19970401		Advanced parallel array processor I/O connection	712/12

Annapareddy, Narasimhareddy , et al. Annapareddy, Narasimhareddy L. Smoral, Vincent J. , et al. Shaw, Venson M. Olnowich, Howard T.  Rege, Satish L.  Monacos, Steve P.  Boncek, Raymond K.  Barker, Thomas N.  Capabasa Annabas N.  Barker, Thomas N.  Capabasa Annabas N.  Capabas A	Current	XRef	Retrieval Classif	Inventor	ຶ	υ	д	2	е	4	5
dy,         reddy L.       0 <t< td=""><td>-</td><td></td><td></td><td>Annapareddy, Narasimhareddy , et al.</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	-			Annapareddy, Narasimhareddy , et al.							
son M.       0 <td>1/7 361 361 361 436</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>. 🗆 .</td> <td></td> <td></td>	1/7 361 361 361 436								. 🗆 .		
Son M.   <td>348/12 ; 348/13</td> <td></td> <td></td> <td>Vincent</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	348/12 ; 348/13			Vincent							
Howard T.	345/327 ; 348/390.1 ; 709/221 ;	·		Venson al.							
Satish L.	370/389			Howard					. 🗆		
, Steve P.	345/302			Satish							
Raymond K. $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ .	370/427			Steve							
Thomas N.	359/158 ; 370/389										
	2/15 712/20			Thomas							

No.   19970401		D	1	Document ID	Issue Date	Pages	Title	Current OR
S   □   US 5625836 A   19970429   SIMD/MPM513   Element (PR Array processed of the proce	117			5617538		Me me wi wi	essage transfer system and thod for parallel computer th message transfers being transfers being sheduled by skew and roll inctions to avoid	709/245
S   □   US 5630162 A   19970513   Communication H-DOTS		Ø		5625836		e D	SIMD/MTMB <sup>1</sup> FFFEESsing memory element (PME)	709/214
S   C   US 5638516 A   19970610   Parallel proutes mess blocked or from a port to a stransmer by second a port to a stransmer by signs and accepting the responsible based on the responsible continuation of the responsible based on the responsible based on the stransmer by second and accepting signs based on the stransmer by second an array to a stray to a stra	119	⊠		5630162	19970513	Ar co on		712/20
In the content of t						ro bl	urallel processor that outes messages around ocked or faulty nodes	
	120	×		5638516		po	by to a p	709/239
						Н Н	transmitting a route ady signal back to a	
Image: Second color of the color of th	121	$\boxtimes$	· 🔲	5659796	19970819	ry v sy.	trual channel allocation cacepting the random modification	709/241
N   S 5 5 5 9 7 7 8 A   1997 0 8 19	122	⊠		5659781	19970819	B1 B1	Rased on the Cost Luncton Bidirectional systolic ring network	712/11
elements	123	×		5659778		Sy an el	System and method of mapping an array to processing elements	712/11

	Current XRef	Retrieval Classif	Inventor	တ	υ	Д	7	е	4	5
117	709/216 ; 710/3		Heller, Steven K.							
118	711/147 ; 712/201		Barker, Thomas N., et al.		□.					
119	700/2 ; 712/11		Wilkinson, Paul A. , et al.							
120	709/229 ; 709/237		Duzett, Robert C. , et al.							
121	370/409		Thorson, Gregory M. , et al.						Î 🗆	
122	712/19		Larson, Noble G.							
123			Gingold, David Bruce , et al.							
								1		

	Ð	н	<b>"</b>	Document ID	Issue Date	Pages	Title	Current OR
124			Sn	5675807 A	19971007		Interrupt message delivery identified by storage location of received	710/260
125	Ø		US	5675579 A	19971007		interrupt data Method for verifying responses to messages using a barrier message	370/248
126	×		US	5680550 A	19971021		Digital computer for determining a combined tag value from tag values	712/11
-		<b> </b>	***********************************				and decremented reflecting the number of	******************
							בדמווסווד כנפת	
127	×		ns	5682479 A	19971028		System and method for network 709/242 exploration and access	709/242
128	⊠		US	5684807 A	19971104	, , - ,	Adaptive distributed system and method for fault tolerance	714/712
(	[						Clock circuits for synchronized processor systems having clock generator	
6 5 1	×		S	2689689 A	199/1118	- 10	circuit with a voltage control oscillator producing a clock signal	709/400
							synchronous with a master elock signal	

Page 37 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	<u> </u>		·	·	·	
വ						
4						
ო						
7						
<u></u> Д						
ט						
Ø	. 🗆					
Inventor	Iswandhi, Geoffrey I. , et al.	Watson, William Joel , et al.	Kuszmaul, Bradley C. , et al.	Newhall, Robert E. , et al.	Bianchini, Jr., Ronald P. , et al.	Meyers, Steven C. , et al.
Retrieval Classif			·			
Current XRef	710/263 ; 710/268 ; 710/269 ; 710/4 ; 714/48	370/241 ; 709/237 ; 714/43	712/16 ; 712/20	370/254 ; 370/355 ; 370/403 ; 370/466 ; 709/241	714/4	713/400
	124	125	126	127	128	129

	n	н	Document ID	Issue Date	Pages	Title	Current OR
130	Ø		US 5701416 A	19971223		Adaptive routing mechanism for torus interconnection network	712/11
131	Ø		US 5708836 A	19980113	·	SIMD/MIMD inter-processor communication	712/20
132	☒		US 5710935 A	19980120		Advanced parallel array processor (APAP)	712/20
133	⊠		US 5710938 A	19980120		Data processing array in which sub-arrays are established and run independently.	712/13
134	⊠		US 5713037 A	19980127		tion	array 702/33
135	☒		US 5717943 A	19980210		Advanced parallel array processor (APAP)	712/20
136	☒		US 5717944 A	19980210		Autonomous SIMD/MIMD processor memory elements	712/20
137	⊠		US 5721819 A	19980224		Programmable, distributed network routing	709/243
138	$\boxtimes$		US 5734826 A	19980331		Variable cyclic redundancy coding method and apparatus for use in a	709/238
139	Ø		US 5734921 A	19980331	,	Advanced parallel array processor computer package	712/10

-	

Page 40 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Current XRef	Retrieval Classif	Inventor	ß	υ	Д	2	т	4	വ
130	340/825.02 ; 340/825.03 ; 340/826 ; 340/827 ; 709/243 ; 712/2		Thorson, Gregory M. , et al.						. 🗆	
131	12/11 712/1 712/1		Wilkinson, Paul Amba , et al.							
132	149 2/1 2/1		Barker, Thomas Norman , et al.							
133	712/15		Dahl, Curtis Wayne , et al.							
134	712/14 ; 712/20		Wilkinson, Paul Amba , et al.							
135	712/14		: 0							
136	712/14		Wilkinson, Paul Amba , et al.							
137	709/242		Galles, Michael B. , et al.							
138	70/41 714/ 714/		Olnowich, Howard Thomas , et al.							
139	709/238 ; 712/14 ; 712/20		Dapp, Michael Charles , et al.							

	 	Document ID	Issue Date	Pages	Title	Current OR	
	□.	US 5740463 A	19980414	Inf	Information processing system and method of computation performed with an information	712/11	
		US 5752067 A	19980512	Ful Ful pro asy	Fully scalable parallel processing system having asynchronous SIMD	712/16	
⊠		US 5751991 A	19980512	Pro imp cap	Processing devices with improved addressing capabilities, systems and methods	711/214	
<b>⊠</b>		US 5751955 A	19980512	Metho pair units copyi	Method of synchronizing a pair of central processor units for duplex,  lock-step operation by copying data into a corresponding locations of	714/12	
☒		US 5751932 A	19980512	Fai fau Sys	Fail-fägfhefaffaffaffactional, fault-tolerant multiprocessor 714/12 system	714/12	
☒		US 5751710 A	19980512	Tec car net	Technique for connecting cards of a distributed network switch	370/423	
_ ⊠ 		US 5751454 A	19980512	Wav	th bypassed ring	359/119	
		US 5754871 A	19980519	Par hav pro	Parallel processing system having asynchronous SIMD processing	712/20	

	Current XRef	Retrieval Classif	Inventor	တ	υ	Сų	7	ю	4	5
712	712/12		Oshima, Takeharu , et al.							
			Wilkinson, Paul Amba , et al.							
711,	1/220 712/208		Leach, Jerald G. , et al.							
709, [7 ; [7 ;	9/400 712/43 714/11	τ.	Sonnier, David Paul , et al.							
ī			Horst, Robert W.							
37(	70/427 370/536 710/131		Crowther, William R., et al.							
: 4.7	$\Delta I \Delta I$		MacDonald, R. Ian , et al.							
71:	2/11 712/229		Wilkinson, Paul Amba , et al.							

	D	1	Document ID	Issue Date	Pages	Title	Current OR
148	×		US 5761721 A	19980602	Met coh int	Method and system for cache coherence despite unordered interconnect transport	711/141
149	Ø		US 5761523 A	19980602	Par hav pro	Parallel processing system having asynchronous SIMD processing and data	712/20
150	☒		US 5765015 A	19980609	Sli pro	Slide network for an array processor	712/22
151	×		US 5765012 A	19980609	CON	Controller for a SIMD/MIMD array having an instruction sequencer, utilizing a canned	712/16
					ron	routine library	
152	⊠		US 5765011 A	19980609	Par hav pro emu usi	Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual	712/20
İ						and the second s	
153	⊠		US 5774698 A	19980630	Mul swi par	Multi-media serial line switching adapter for parallel networks and	712/1
			·	·	hom	heterogeneous and homologous computer system	

	Current XRef	Retrieval Classif	Inventor	മ	υ	Сц	7	т	4	5
148	711/118 ; 711/124 ; 711/154 ; 711/210		Baldus, Donald Francis , et al.							
149	712/203		Wilkinson, Paul Amba , et al.							
150	709/238 ; 712/11		Wilkinson, Paul Amba , et al.							
151	712/245		Wilkinson, Paul Amba , et al.							
152	712/203		Wilkinson, Paul Amba , et al.							
153	370/366		Olnowich, Howard Thomas							

	D	⊣	_ ă	Document ID	Issue Date	Pages	Title	Current OR
154	Ø		, su	5790776 A	19980804	·	Apparatus for detecting divergence between a pair of duplexed, synchronized processor	714/10
55	×		US	5794059 A	19980811		elements N-dimensional modified hvoercube	712/10
			i i	770	1000001		Parallel I/O network file	00/00/
57	X X	<b>]</b> [	SD US	5805915 A	19980908		archit array	712/20
158	×		ns	5809309 A	19980915		System Processing devices with look-ahead instruction Systems and methods	710/260
159	×		US	5809292 A	19980915		Floating point for simid array machine	712/222
091	⊠		ns	5815723 A	19980929			712/20
161	×		US	5822381 A	19981013		Distributed global clock system	375/356
162	Ø		ns	5821986 A	19981013		Method and apparatus for visual communications in a scalable network	348/17
							environment	
163			ns	5826101 A	19981020		Data processing device having split-mode DMA channel	712/34
					,			

	Current XRef	Retrieval Classif	Inventor	တ	υ	Д	2	8	4	رح ا
.54	710/18 ; 710/32 ; 710/61 ; 714/12		Sonnier, David Paul , et al.							
155	712/1 ; 712/11 ; 712/12 ; 712/13 ; 712/15		Barker, Thomas Norman , et al.							
156			つ							
157	712/16 ; 712/22		Wilkinson, Paul Amba , et al.							
851	12/2		Leach, Jerald G. , et al.							
59	708/496 ; 708/513 ; 708/550 ; 712/14 ; 712/22		Paul							
091	12/13 712/14		Wilkinson, Paul Amba , et al.							
191	75/358 375/3		Parry, David M. , et al.							
162	348/15 ; 379/93.21	j	Yuan, Xiancheng , et al.							
163	710/22		Beck, Michael D. , et al.							

164 🛭		<del></del>	_	Document ID	Issue Date	Pages	Title	Current OR
	⊠		US	5828894 A	19981027		Array processor having grouping of SIMD pickets	712/20
165	⊠		US	5832295 A	19981103		System for detecting the presence or absence of a loss of transfer word by checking reception side indoment bits	710/1
166	· 🛛		ns	5838894 A	19981117		Logical, fail-functional, dual central processor units formed from three	714/11
167	Ø		US	5842031 A	19981124		Advanced parallel array processor (APAP)	712/23
168	⊠		us	5862403 A	19990119		Continuous data server apparatus and data transfer scheme enabling multiple simultaneous	710/6
169	Ø		US	5867501 A	19990202		Encoding for communicating data and commands	370/474
170	⊠		US	5867727 A	19990202		System for judging read out transfer word is correct by comparing flag  of transfer word and lower bit portion of read destination selection	710/4
171	×		US	5870619 A	19990209		ArrayabbbBSsor with asynchronous availability of a next SIMD instruction	712/20

		Potrional			-		۱,	۱,	<del> </del>	٦
	Current XRef	Classif	Inventor	ഗ	υ	Δ	7	<u>n</u>	4	Ω
.64	712/13 ; 712/14		Wilkinson, Paul Amba , et al.							
.65	714/758		Hattori, Hiroshi							
991	709/239 ; 714/12		Horst, Robert W.							
191			Barker, Thomas Norman , et al.							
891			Kanai, Tatsunori , et al.							
169			Horst, Robert W. , et al.							
170			Hattori, Hiroshi							
171	712/203		Wilkinson, Paul Amba , et al.							

	D	7	Document ID	Issue Date	Pages	Title	Current OR
172	⊠		US 5875475 A	19990223		Continuous data server apparatus and method for controlling continuous data server	711/154
173	⊠		US 5875190 A	19990223		Asynchronous transfer mode switching system	370/395
174	Ø		US 5878241 A	19990302		Partitioning of processing elements in a SIMD/MIMD array processor	ng array 712/203
175	×		US 5878227 A	19990302			709/235
						using a number of buffers based on	
				10 10 10 10 10 10 10 10 10 10 10 10 10 1		predetermined_diameterIncidence graph based communications and operations	
176	×		US 5881304 A	19990309		method and apparatus	712/11
		**************				ior parailei processing architecture	
1			TIC SOUNAG D	19990316		Apparatus and method for sharing data and routing messages between a	709/238
` -	₫			) 1 1 1 1 1		plurality of workstations in a local area network	

	Current XRef	Retrieval Classif	Inventor	ß	ນ	Ф	2	т	4	2
72	348/7 ; 711/114		Kizu, Toshiki , et al.							
73	370/423 ; 370/434 ; 370/458 ;		Law, Ka Lun							
74	712/20		Wilkinson, Paul Amba , et al.							
7.5	370/229 ; 709/238		Wade, Jon P. , et al.				· 🗆 .			
921			Rolfe, David B.							
177	709/202 ; 709/203 ; 709/219 ; 709/239 ; 709/251 ; 709/252		Antonov, Vadim							

	D	-	Document ID	Issue Date	Pages	Title	Current OR
178	Ø		US 5898826 A	19990427		for around t in an	714/4
179	Ø		US 5897657 A	19990427		Multiprocessing system employing a coherency protocol including a reply	711/145
180	×		US 5901328 A	19990504		System for transferring data between main computer multiport memory and external device in parallel system utilizing memory protection scheme and changing memory	710/5
181			US 5903770 A	19990511		protection area Incidence graph based communications and operations method and apparatus for parallel processing architecture	712/11
182	Ø		US 5903673 A	19990511		Digital video signal encoder and encoding method	382/236
183	. 🛛		US 5912893 A	19990615		Incidence graph based communications and operations method and apparatus for parallel processing architecture	370/406

-	Current XRef	Ketrleval Classif	Inventor	ω	υ	<u>C</u> ,	7	т	4	2
78			Pierce, Paul R. , et al.							
79	711/148		Hagersten, Erik E. , et al.							
08	711/100 ; 711/147 ; 711/149 ; 711/152		Ooe, Kazuichi							
81			Rolfe, David B. , et al.							
7	382/239		Wang, Albert S. , et al.							
183	700/4 ; 709/213 ; 709/238		Rolfe, David B. , et al.							

⊠       US 5913069 A       19990615         I       US 5913070 A       19990615         I       US 5914953 A       19990622         I       US 5928332 A       19990803         I       US 5931918 A       19990803         I       US 5937202 A       19990810		D	-		Document ID	Issue Date	Pages	Title	Current OR
⊠       US 5913070 A 19990615         ⊠       US 5914953 A 19990622         ⊠       US 5928332 A 19990727         ⊠       US 5931918 A 19990803         ⊠       US 5937202 A 19990810	84	. 🛮		an	1	19990615		y in processor	712/2
S   S   S   S   S   S   S   S   S   S	185	×		ns	•	19990615		ter-connector for use with partitionable massively rallel processing system	712/13
Image: Sequence of the control of	186			ns		19990622		Network message routing using routing table information and supplemental enable information for deadlock prevention	370/392
Image: The control of the control of ASIC, and method under the control of	187	⊠		us	5928332	19990727		Communication network with reversible source routing that includes reduced header information being calculated in accordance with an	709/242
High-spee processor processor front-end	188	⊠			5931918	19990803		Paralfglaff8nnetwork file server architecture	709/321
thereof	189	×		n a	5937202		,	th-speed, ocessor ar ont-end el based c ASIC, and	712/19

٦		<b></b>	<u></u>			
വ						
4	<u> </u>			<u> </u>		<u> </u>
Э						
7						
Д						
υ						
တ	. 🗆					
Inventor	Sugumar, Rabin A. , et al.	Hillis, W. Daniel	Krause, John C. , et al.	Pierce, Paul R.	Row, Edward John , et al.	Crosetto, Dario B.
Retrieval Classif						
Current XRef	711/157		370/389 ; 709/238	709/238		712/11
	.84	.85	.86	.87	88	68

	Þ	н	ļ <u> </u>	Document ID	Issue Date	Pages	Title	Current OR
190	×		an	5938765 A	19990817		System and method for initializing a multinode multiprocessor computer system	713/1
191	×		ns	5940367 A	19990817		Fault-tolerant butterfly switch	370/218
192	Ø		US	5941969 A	19990824		Bridge for direct data storage device access	710/128
193	⊠		US	5946496 A	19990831		Distributed vector architecture	712/2,
194	Ø		ns	5963746 A	19991005		Fully distributed processing memory element	712/20
195	Ø		US	5963745 A	19991005		APAP I/O programmable router	712/13
196	⊠		ns	5966528 A	19991012		SIMD/MIMD array processor with vector processing	712/222
197	×		ns	5 5964835 A	19991012		Storage access validation to data messages using partial storage address data indexed entries containing permissible address range validation	709/216
198	⊠		l US	5 5970232 A	19991019		Router table lookup mechanism 709/238	709/238
			***************************************	***************************************	***************************************			

	Current XRef	Retrieval Classif	Inventor	S	၁	Ω,	7	е	4	2
06	713/100 ; 713/2		Dove, Kenneth Frank , et al.							
91	340/827 ; 370/224 ; 370/225 ; 370/236 ; 370/404 ; 370/427		Antonov, Vadim							
192	709/212		Ram, Tamir , et al.							
193	11/15 712/		Sugumar, Rabin A. , et al.					□		
194	09/238 712/14		Barker, Thomas Norman , et al.							
195	2/10 712/ 712/		Collins, Clive Allan , et al.							
196	12/ 71 71		Wilkinson, Paul Amba , et al.							
197	711/152; 711/163		Fowler, Daniel L.							
198	370/351 ; 370/389 ; 712/13		Passint, Randal S. , et al.							

	Ð	H	Document	nent ID	Issue Date	Pages	Title	Current OR
199	×		US 597	5974456 A	19991026		System and method for input/output flow control in a multiprocessor	709/223
200	. 🛛		US 597	5978570 A	19991102		Memory system providing page mode memory access arrangement	711/200
201	. 🗵		08 S99	5991866 A	19991123		Method and system for generating a program to facilitate rearrangement of address bits among addresses in a massively	712/10
202	×		US 599	5996020 A	19991130		Fandran Emerande Minimum logic Network	709/238
203	⊠		009 SN	6006255 A	19991221		Networked computer system and method of communicating using multiple request packet classes to prevent deadlock	709/216
204	⊠		US 601	6014690 A	20000111		Employing multiple channels for deadlock avoidance in a cache coherency	709/215
205	⊠	<u> </u>	US 601	6016510 A	20000118		TORUS routing element error handling and self-clearing with programmable watermarking	709/233
206	⊠		US 601	6016469 A	20000118		Process for the vector quantization of low bit rate vocoders	704/222

	Current XRef	Retrieval Classif	Inventor	တ	U	д	7	т	4	D.
199	710/39 ; 710/6		Naghshineh, Kianoosh , et al.							
200			Hillis, W. Daniel							
201	712/12 ; 712/14 ; 712/16	·	Heller, Steven K. , et al.							
202	709/239 ; 709/240		Reed, Coke S.							
203			Hoover, Russell Dean , et al.							
204	709/201 ; 709/214 ; 709/400		VanDoren, Stephen R. , et al.							
205			Quattromani, Marc Alan , et al.							
206	704/230		Laurent, Pierre Andre							

	D	П	Document ID	Issue Date	Pages	Title	Current OR
207	×		US 6016211 A	20000118	·	Optoelectronic smart pixel array for a reconfigurable intelligent	359/117
208	Ø		US 6016307 A	20000118		Oplical International Multi-protocol telecommunications routing optimization	370/238
209	⊠		US 6021118 A	20000201		Synchronization methods for distributed processing systems having replicated data	370/254
. 210			US 6026444 A	20000215		TORUS routing element error handling and self-clearing with link lockup prevention	709/232
211	⊠		US 6028541 A	20000222		Lossless data compression with low complexity	341/76

	Current XRef	Retrieval Classif	Inventor	S	C	. Ф	7	ю	4	5
359,	/108 59/163 08/191		Szymanski, Ted , et al.							
370 ; 3	)/243 370/252		Kaplan, Allen D. , et al.							
37(	0/503		Houck, David J. , et al.							
W	0/229 370/235 370/235 709/231 709/233 709/238 709/238 710/125 710/33 710/34 710/52		Quattromani, Marc Alan , et al.							
34	11/50		Levine, Earl							

	D	н	Document	lent ID	Issue Date	Pages	Title	Current OR
212	⊠		us 6041	6041358 A	20000321			709/238
213	⊠		US 6044	6044080 A	20000328		Scalable parallel packet router	370/401
214	☒		US 6043	6043763 A	20000328		Lossless data compression with low complexity	341/51
215	⊠		US 605561	, 5618 A	20000425		Virtual maintenance network in multiprocessing system having a non-flow controlled virtual maintenance channel	712/11
216	⊠		US 608]	6081883 A	20000627		Processing system with dynamically allocatable buffer memory	712/28
217	⊠		us 608!	6085303 A	20000704		Seralized race-free virtual barrier network	712/16
218	⊠		0S 608	6085276 A	20000704		Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies.	710/240
219	×		0S 608	6088770 A	20000711		Shared memory multiprocessor performing cache coherency	711/148

Page 61 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	JOAN + COMMING	Retrieval	T COLOR	U	ر	Δ	6	~	┛	ľ
	our rent and	Classif	100110	,	,		1	,	,	,
212	370/331 ; 370/397 ; 379/88.19 ; 455/461 ; 709/215 ; 709/228 ; 709/243 ; 709/243		Huang, Nen-Fu , et al.							
213	370/235		Antonov, Vadim							
214	341/106		Levine, Earl		□.					
215	70/25 370/ 370/ 709/ 712/	·	Thorson, Gregory M.			. 🗆				
216	711/111 ; 711/121 ; 712/23 ; 712/29 ; 712/36		Popelka, Paul , et al.							
217	709/1		Thorson, Greg , et al.							
218	09/2 709 709 710 710 711		VanDoren, Stephen R. , et al.							
219	711/141 ; 711/147 ; 711/149 ; 711/169		Tarui, Toshiaki , et al.							

Page 62 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	þ	н	Document ID	Issue Date	Pages	Title	Current OR
220	×		US 6088768 A	20000711	Method and system maintaining cache in a	for coherence	711/141
) 1	3	]			multiprocessor- e environment having unordered communicat	multiprocessor-multicach ironment having ered communication	
221	Ø		US 6091857 A	20000718	System for producing a quantized signal	r producing a signal	382/251
222	⊠		US 6094715 A	20000725	SIMD/MIMD processing synchronization	cocessing	712/20
223	×		US 6094686 A	20000725	Multi-processor sy transferring data incurring deadlock	Multi-processor system for transferring data without incurring deadlock	709/240
		**** **** **** **** ***			using hierarch	using hierarchical al channels	
200	٥		TIS 6101420 A	20000808	Method and app disambiguating change-to-dirt	Method and apparatus for disambiguating change-to-dirty commands in a	700/5
ħ 7 7	3	<u></u>	0 7 7 1 0 1	) ) ) ) ) )	switch based multi-processing coarse directorie	itch based rocessing system with directories	
225	×		US 6101181 A	20000808	Virtual channel ass large torus systems	nnel assignment in systems	370/352
			***************************************	***************************************	***************************************		

	Current XRef	Retrieval Classif	Inventor	တ	ນ	д	7	m	4	- C
220	711/118 ; 711/119 ; 711/130		Baldus, Donald Francis , et al.							
221	341/200		•							
222	712/203		Wilkinson, Paul Amba , et al.							
223		·	Sharma, Madhumitra							
224	0/2 200 709 709 712 712	·	VanDoren, Stephen R. , et al.							
225	09/238 709/2 709/2		Passint, Randal S. , et al.							
	**************************************									

	D	H	Lă	Document	a	Issue Date	e Pages	Title	Current OR
226	×		Sn	6108752	₩ .	20000822		Method and apparatus for delaying victim writes in a switch-based multi-processor system to maintain data coherency	711/117
227	×		ns	6108340	A C	20000822		Incidence graph based communications and operations method and apparatus for parallel processing architecture	370/406
228	⊠.		ns	6118392	2 A	20000912		Lossless data compression with low complexity	341/60
229	. 🛛		us	6118817	A 7	20000912		Digital video signal encoder and encoding method having adjustable quantization	375/240
230	⊠		ns	6120298	8 A	20000919		notiva compu syste	434/236
231	⊠		US	6121904	4 A	20000919		Lossless data compression with low complexity	341/65

	Current XRef	Retrieval Classif	Inventor	S	υ	Д	7	т	4	2
226	710/131 ; 710/19 ; 710/21 ; 710/39 ; 710/52 ; 710/59 ; 711/143 ; 711/144 ; 711/155 ; 711/156		VanDoren, Stephen R. , et al.							
227			Rolfe, David B. , et al.			. 🗆				
228	341/65		Levine, Earl							
229			Wang, Albert S.							
230	434/118 ; 434/322 ; 434/323 ; 434/327 ; 434/335 ; 434/353 ; 434/362		Jenkins, William M. , et al.							
231	341/106		Levine, Earl							

	Þ	г	Document ID	Issue Date	Pages	Title	Current OR
232			US 6122714 A	20000919		Order supporting mechanisms for use in a switch-based multi-processor	711/150
233	×		US 6125348 A	20000326		Lossless data compression with low complexity	704/500

	Current XRef	Retrieval Classif	Inventor	S	υ	Ъ	2	Э	4	5
232	710/131 ; 711/121 ; 711/141 ; 711/149 ; 711/149		VanDoren, Stephen R. , et al.							
233	704/230 ; 704/501 ; 704/502 ; 704/503 ; 704/504		Levine, Earl							

	D	н		Document ID	Issue Date	Pages	Title	Current OR
			US	5113523 A	19920512	64	High performance computer system	712/12
			us	5305446 A	19940419	73	sing devices with ed addressing lities, systems and ethods	712/34
			US	5410652 A	19950425	75 .	Data communication control by arbitrating for a data transfer control token with facilities for halting a data transfer by maintaining	370/450
			US	5535348 A	19960709	72	Block instruction	712/241
1			ns	5594914 A	19970114	72	Method and apparatus for accessing multiple memory devices	712/42
			us	5751991 A	19980512	. 64	Processing devices with improved addressing capabilities, systems and	711/214
			ns	5809309 A	19980915	64	Processing devices with plook-ahead instruction systems and methods	710/260
			us	5826101 A	19981020	68	Data processing device having split-mode DMA channel	712/34
			į					

	Current XRef	Retrieval Classif	Inventor	S	ນ	Ъ	2	т	4	വ
			Colley, Stephen R. , et al.	☒						
			Leach, Jerald G. , et al.	⊠						
8	370/455 ; 370/457 ; 370/462 ; 710/240		Leach, Jerald G. , et al.	⊠		. 🗆				
			Leach, Jerald G. , et al.	×						
<del></del>			Coomes, Joseph A. , et al.	☒						
<del>i                                     </del>	711/220		Leach, Jerald G. , et al.	×						
<del> </del>	712/233		Leach, Jerald G. , et al.	Ø					- 🗆	
<del>i</del>	710/22		Beck, Michael D. , et al.	☒						
1										

	n	1	Document ID	Issue Date	Pages	Title	Current OR
<u> </u>			A 5937202 A	19990810	219	High-speed, parallel, processor architecture for front-end electronics,	712/19
		]			-18	based on a single type of ASIC, and method use thereof	

	Current XRef	Retrieval Classif	Inventor	S	້ ບ	Ъ	2	Э	4	5
თ	712/11		Crosetto, Dario B.	Ø						

	; ; ;	) H ) ) ) ) )	• )
US 5826101 A	USPAT	19981020	89

		Document ID	Kind Codes	Source	Issue Date	Pages
П	ns	5113523 A		USPAT	19920512	64
. 0	us	5305446 A		USPAT	19940419	73
<b>м</b>	US	5410652 A		USPAT	19950425	7.5
4	us	5535348 A		USPAT	19960709	72
2	SU	5594914 A		USPAT	19970114	72
9	ns	5751991 A		USPAT	19980512	64
7	US	5809309 A		USPAT	19980915	64
æ	US	5826101 A		USPAT	19981020	89

	Title	Abstract	Current OR
<del></del>	High performance computer system		712/12
8	Processing devices with improved addressing capabilities, systems and		712/34
· m	Data communication control by arbitrating for a data transfer control token with facilities for halting a data transfer by maintaining		370/450
4	Possession of the token Block instruction		712/241
5	Method and apparatus for accessing multiple memory devices		712/42
9	Processing devices with improved addressing capabilities, systems and methods		711/214
7	Processing devices with look-ahead instruction systems and methods		710/260
ω	Data processing device having split-mode DMA channel		712/34

	Retrieval Classif	Current XRef	Inventor	D	လ	ບ	Д	1	2	3 4	5
н			Colley, Stephen R. , et al.		⊠						
. 2			h, Je al.		⊠						
е		370/455 ; 370/457 ; 370/462 ; 710/240	Leach, Jerald G. , et al.		⊠ .						
4			Leach, Jerald G. , et al.		⊠						
5			Coomes, Joseph A. , et al.		☒						
9		711/220 ; 712/208	Leach, Jerald G. , et al.		×						
7		712/233	Leach, Jerald G. , et al.		☒						
8		710/22	Beck, Michael D. , et al.		☒						

	Document ID	Kind Codes	Source	Issue Date	Pages
6	US 5937202 A		USPAT	19990810	219

Title	Abstract	Current OR
High-speed, parallel, processor architecture for front-end electronics,		712/19
based on a single type of		·

5	
4	
3	
2	
н	
ď	
ນ	
S	×
Ω	
Inventor	Crosetto, Dario B.
Current XRef	712/11
Retrieval Classif	
	6